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Abstract— This paper presents a 17 bit analogue-to-digital
converter that incorporates mismatch and quantisation noise-
shaping techniques into an energy-saving 10 bit successive ap-
proximation quantiser to increase the dynamic range by an-
other 42 dB. We propose a novel fully-capacitive topology which
allows for high-speed asynchronous conversion together with
a background calibration scheme to reduce the oversampling
requirement by 10× compared to prior-art. A 0.18µm CMOS
technology is used to demonstrate preliminary simulation results
together with analytic measures that optimise parameter and
topology selection. The proposed system is able to achieve a FoMS
of 183 dB for a maximum signal bandwidth of 15.6 kHz while
dissipating 68µW from a 1.8V supply. A peak SNDR of 102 dB
is demonstrated for this rate with a 0.201mm2 area requirement.
I. INTRODUCTION
Analogue-to-digital converter (ADC) efficiency remains to
be the highlight for many current developments in both in-
dustry and academia. It used to be the case that oversampling
converters (∆Σ ADCs) and successive-approximation register
converters (SAR ADCs) found separate application domains
where this factor peaks. State-of-the-art ADCs however have
mixed these two digitisation techniques to improve perfor-
mance beyond a 170 dB Schreier Figure-of-Merit (FoMS) [1]–
[5]. This trend is in-part driven by the growing bio-metric and
bio-medical electronics market that necessitates low-power
high dynamic-range signal acquisition as many phenomena of
interest exhibit signal dynamics with several orders of magni-
tude in variation. For example a peripheral neuro-modulation
device with digitally assisted artifact rejection [6] requires
over >100 dB of dynamic range to detect micro-volt level
sensory neuron activity in the presence of large mili-volt level
interference from stimulation or motor-unit activity which is
the application of interest that motivated this work.
The emerging ADC topologies for bio-sensors use multi-
stage noise shaping or pipe-lined operation where multiple
quantisers are integrated together and the quantisation error
of the first quantiser is either resolved by another quantiser
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Fig. 1. Block diagram of the proposed high-resolution data converter showing
the SAR digital controller applying feedback through 3 separate capacitor
arrays and is augmented by the switched-capacitor loop filter H(z-1).
after amplification or may be used directly with an alternate
feedback mechanism to similarly resolve additional bits. The
noise-shaping SAR (NS-SAR) [2], [7] however adopts a
different approach by sampling and converting the input mul-
tiple times while simultaneously employing multiple feedback
mechanisms that up-modulate any conversion errors out of the
signal bandwidth. In this way the signal can be resolved with
much finer precision once the output is decimated and the
out-of-band frequency components are filtered out.
Here we present a novel fully-capacitive NS-SAR topology
using active higher-order noise shaping that achieves state-
of-the-art efficiency for high resolution signal acquisition.
The proposed configuration is shown in Fig. 1. This figure
summarises which signals are processed by each block in a
closed-loop fashion to resolve the sampled analogue input
signal VIN. The main data-conversion mechanism is based
on the conventional SAR controller that uses the comparator
decisions K to successively set the MSB and LSB bits [8].
However to augment this operation two separate noise-shaping
mechanisms are added; one for quantisation noise, H(z-1), and
another for mismatch noise by means of data-weighted averag-
ing (DWA) together with mismatch-error shaping techniques
(MES).
The NS-SAR approach is advantageous because the first
several bits can be resolved rapidly using SAR and the
remaining bits are resolved using ∆Σ modulation over several
samples with reduced oversampling-ratio (OSR) to yield a sig-
nificant overall improvement in conversion efficiency. Reusing
the sampling mechanism of the SAR allows the quantisation
residue left on VDAC to be directly integrated by the loop
filter H(z-1) that off-sets future conversions and shapes the
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quantisation noise as 1/(1+H(z-1)). The main drawback here in
comparison to high-resolution ∆Σ modulators is that, while
the conversion is faster, the mismatch in the high-resolution
DAC must be carefully mitigated. This is where the DWA [9]
and MES [10] are introduced to eliminate mismatch errors.
DWA manipulates the selection of elements used within the
MSB capacitive DAC such that the capacitor mismatch is not
only decorrelated from the input but is also shaped with a
(1-z-1) characteristic. The MES module in the LSB section
directly off-sets the sampled input using past conversion
results to realise a FIR feedback structure such as (1-z-1) or
(1-2z-1+z-2) high-pass characteristics to minimise signal-band
noise components.
The rest of this paper is organised as follows; Sec. II will
relate the main design parameters to conversion precision in
relation to primary noise sources. Once these are established
the circuit implementation is presented in Sec. III together with
simulation results in Sec. IV and Sec. VI will then conclude
this work.
II. NS-SAR DESIGN
Comparing with other data-converters, the NS-SAR topol-
ogy is quite complex with a large number of design parameters
that need to be optimised for efficient operation. Below, several
of these parameters are discussed in relation to the ADC
precision explaining the proposed configuration. Following the
single-ended configuration shown in Fig. 1, we will estimate
the expected sampling noise power (SNP), quantisation noise
power (QNP), and mismatch noise power (MNP) for the signal
bandwidth of fs/(2 OSR) where fs is the sampling speed. This
formulation is purposely presented in brief since it based on
established theory from [11] but it does well to illustrate sev-
eral trade-off considerations quantitatively when configuring
this topology for a particular precision requirement.
SNP ≈ kT
CT
· 2.4
OSR
(1)
The expression in Eq. 1 should be a familiar representation for
evaluating the input-referred sampling noise associated with a
switched-capacitor integrator. In particular, this corresponds
to the input being sampled with a total capacitive value
of CT using kT as the Boltzman temperature factor. The
second term simply arises from averaging the input over OSR
cycles together with a correction factor of 2.4 due to the
integrator topology in H(z-1) [12]. Fig. 2 shows the estimated
resolution for several capacitor values assuming we use an
input sinusoid with maximum signal power (SP) given a 1.8 V
ADC reference voltage as VDD. Inevitably, achieving high
resolution implies a large sampling capacitance or a large
oversampling ratio. Typically the former is preferred because
increasing the capacitive load also decreases the mismatch
power from the capacitive DACs.
QNP ≈
(
V 2DD e
−3τ +
V 2DD
22N
)
︸ ︷︷ ︸
SAR settling + quantisation 
· pi
2M
12 (1 + 2M)OSR1+2M
(2)
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Fig. 2. ADC precision as a function of oversampling ratio with respect to
SNP while varying sampling capacitance CT.
The expression in Eq. 2 parametrises the overall SAR res-
olution as N, the loop fillter order as M, and the number
of time constants we allow the capacitive DAC to settle as
τ in order to estimate QNP. This construction shows that
settling and quantisation errors are shaped by the loop filter
reducing the noise power by the term outside the brackets.
Both in Fig. 3 and in the formulation we observe a strong
dependency with regard to M as long as we provide sufficient
settling time during SAR conversion. This result suggests that
the noise-shaping feed-back must avoid driving the capacitive
DAC with active amplifiers during successive-approximation
to avoid slowing down the conversion speed or equivalently
increasing the power requirement of each amplifier. We can
also confirm here that the order of the loop filter does not need
to be very high if the QNP needs to match the SNP.
MNP ≈
(
pi2 2−2D
3 · 2K OSR3 +
pi2E 2−2K
(1 + 2E)OSR1+2E
)
︸ ︷︷ ︸
DWA-MSB + MES-LSB DAC
σ2 V 2DD
3
(3)
The MNP is evaluated in Eq. 3 with respect to the MES noise
shaping order E, the number of bits D used to calibrate each
capacitor in the MSB DAC in an idealised way. K represents
the MSB DAC resolution in bits. Using a capacitor standard
deviation σ = 0.5% and K=4, the MNP of several configu-
rations is shown in Fig. 4. The observation here is that for
small OSR values the mismatch noise is typically dominated
by the MSB DAC as the mismatch is not sufficiently shaped.
It is relatively expensive to increase the number of elements
in the MSB DAC since the scaling is linear and increasing the
OSR diminishes the advantage of performing SAR. Instead we
propose to calibrate the 15 capacitors in the MSB section as
D will reduce the MNP more efficiently. The mismatch from
the LSB section contains many more elements and is more
effectively shaped using a second-order MES technique.
The above trends are used to optimise the FOMS in a
similar fashion to [3] by correlating hardware requirements
with power and accuracy estimators for several configurations.
Given an initial 18 bit target precision, we propose the follow-
ing configuration: CT=50 pF, M=2,τ=5, K=5, D=4, E=2 with
the OSR set to 16 to ease the decimation effort.
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Fig. 3. ADC precision as a function of oversampling ratio with respect to
QNP while varying settling times τ and noise-shaping order M.
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Fig. 4. ADC precision as a function of oversampling ratio with respect to
MNP while varying calibration D and mismatch-shaping order E.
III. CIRCUIT IMPLEMENTATION
The analogue part of the ADC implementation is shown in
Fig. 5. Note that the implemented ADC uses an equivalent
fully-differential configuration to gain extra input-dynamic
range as well as digital noise suppression. This realisation
is entirely based on manipulating the capacitive DAC and
enables low-power operation for varying sampling rates. A
second distinguishing feature of the proposed topology is that
the comparator only requires one input terminal opposed to
two seen in prior-art [2], [7] which leads to better linearity
and noise performance. In addition the input is bottom plate
sampled such that sensitivity to parasitic capacitance and
comparator non-linearity is considerably reduced. This figure
also shows three capacitor arrays where the DACM section
corresponds to the DWA modulated MSBs and the DACL1/L2
section represents the MES modulated LSBs being fed back
from the SAR controller. Implementing the second-order MES
noise-shaping uses the ping-pong configuration from [13].
Three switched-capacitor amplifiers are used to realise
a second-order cascaded-feed-forward-integrator (CFFI) loop
filter topology where the first stage provides auto-zeroing as
well as signal amplification by CT /C1 ≈ 30. This design uses
an asynchronous SAR conversion process [14] which is why
there are only 3 phases in the switched capacitor circuit; the
sampling phase (SMP), the successive approximation phase
(SAR), and the quantisation filtering phase (QNF). The SAR
only takes 100 ns and the FSM immediately initiates the QNF
phase reducing the input clock to twice the sampling rate. The
three phases operate as follows:
SMP First A1 actively samples its offset on the top plate
while bottom plate samples VIN on DACM together with
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Fig. 5. Implementation of the capacitor network used to perform signal
conversion using the bottom sampled capacitor arrays DACM for the DWA
bits and DACL1 & DACL2 for the MES bits. The loop filter is also shown
where A1 amplifies the quantisation residue that is then integrated by A2 &
A3 for noise-shaping.
the MES code on DACL1/L2. A2/3 are simultaneously
integrating quantisation errors and sampling the result
VX2/X3 with respect to VDAC on C6 and C7.
SAR VDAC then converges to virtual ground by switching the
input to DACM/L1/L2 while quantisation errors from prior
conversions are removed by grounding the bottom plate
of C6/7. This also disconnects A1/2/3 from VDAC.
QNF Finally DACM/L1/L2 is held and the resulting quantisation
residue left on VDAC is amplified by A1 on VX1. C2/4
samples the voltages VX1/X2 which are used to integrate
during the following SMP phase.
This configuration scales well for varying loop filter struc-
tures as 80% of the power is dissipated by A1 and the total
sampling noise is dominated by CT. The comparator uses a
conventional strong-arm topology that is carefully designed
to minimise off-set since this off-set will be seen at the
output of A3 after amplification which can diminish the output-
swing. Conversely the noise and distortion characteristics of
the analogue filtering chain is proportionally reduced when the
signal is fed back onto the capacitor array during sampling as
the attenuation ratio C6−7/CT inverts the amplification ratio
with good matching.
The MSB DAC calibration mechanism is uses a digital
shuffling technique to identify mismatch by switching out dif-
ferent sets of capacitors that will only incur voltage fluctuation
on VDAC in the presence of mismatch [15]. These errors are
then amplified by A1 after the SAR & QNF process and
digitally tunes each MSB capacitor using a capacitive sub-
DAC. The sign of each shuffling result is accumulated to
adjust the the 15 calibration codes thereby eliminating the
mismatch in the MSB DAC. This process can be performed
in the background without requirements on the input signal
because DWA randomises the capacitor selection mechanism
during shuffling.
IV. SIMULATION RESULTS
The proposed NS-SAR has been designed and validated
using a commercially available 180 nm TSMC technology
TABLE I
PERFORMANCE SUMMARY AND COMPARISON WITH STATE OF THE ART
Spec. This Work [16] [15] [4] [5] [3] [7] [2]
Year 2018 2018 2018 2018 2018 2017 2016 2012
Tech. [nm] 180 180 180 28 40 180 55 65
Supply [V] 1.8 1.8 1.8/5 1.1/1.2 2.5/1.1 1.2 1.2 1.2
Power [W] 68µ 7.93µ 12.9m 4.2m 140µ 5.16µ 15.7µ 806µ
Topology NS-SAR ∆Σ-SAR SAR CT-∆Σ ∆Σ-SAR ∆Σ-SAR NS-SAR NS-SAR
DAC Res. [b] 10 9 20 4 7 8 12 8
NS-Order 2† 1 0 2† 3 2 1† 1†
OSR 16 256 1 16 12 24 256 4
BW [Hz] 15.6k 1k 500k 10M 40k 100k 4k 11M
SNDR [dB] 102 85 102 94 84 67 96.1 62
Area [mm2] 0.201 0.68 4 0.1 0.07 0.02 0.07 0.03
FoMS [dB] 183? 166 176 168 169 170 180 164
? Estimated based on post-layout simulation results where FoMS = SNDR + 10log10(BW/P). † FIR & digital noise-coupling poles excluded.
Fig. 6. Post-layout simulation result showing the noise-shaped output spec-
trum from a -3 dBFS input sinusoid at 6.5 kHz.
(1P6M HV BCD GEN II). All sub-circuits have been inte-
grated with reconfigurable ∆Σ, DWA, MES, and calibration
modes to fully characterise post-silicon performance that will
confirm the evaluation in Sec. II. This circuit uses an analogue
and digital supply at 1.8 V, a 1µA current reference to bias
A1-3, and a 0.9 V common-mode reference for VCM-based
capacitor switching. Preliminary post-layout simulation results
are shown in Fig. 6. This demonstrates the ADC can resolve
17 bits of precision without distortion while using an external
clock of 1 MHz where one cycle is used to sample the
input and one cycle is used for conversion plus quantisation
noise shaping and another cycle is optionally used for back-
ground calibration. The last phase can be skipped if the MSB
capacitors are already tuned to speed-up signal conversion
to 31.25 kS/s since temperature and voltage variations over
time during normal operation will typically not corrupt the
calibrated capacitor characteristics.
The layout for this ADC is shown in Fig. 7. A large majority
of silicon area is dedicated towards the MSB capacitive array
as the sampling noise must be suppressed. The switched capac-
itor integrator can be relatively small because the internal loop-
filter gain reduces its sampling noise. The digital core takes
up a considerable amount of area and power budget primarily
as a result of using a 180 nm CMOS technology where more
advanced technologies may lead to further improvements if
the 1.8 V rating can be maintained. Each MSB capacitor
is trimmed using a 8 bit sub-DAC that tunes about 5% of
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Fig. 7. ADC micro-photograph showing labelled blocks in relation to Fig 1
where the MES and DWA circuitry is included in the main digital core.
Decoupling capacitors are placed over active circuitry or underneath active
mim-caps.
the 1.7 pF unit capacitance which accommodates well over
3σ of the expected capacitor mismatch as well as wafer level
variations that may not be captured by the typical mismatch
model. The performance measures for the proposed ADC are
shown in Table I. Again we highlight the fact that while
all these works have highly optimised power budgets, this
topology is able to achieve over 100 dB SNDR with a 10×
lower oversampling ratio than prior art for this level precision.
While this does imply a marginally increased area requirement,
the peak efficiency can be achieved over a greater span of
sampling frequencies. Note that this particular TSMC process
kit does not allow post-layout Monte-Carlo so the calibration
will be validated using post-silicon results.
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VI. CONCLUSION
This works presents a 17 bit Noise Shaping SAR ADC
with reduced oversampling ratio and a purely capacitive
implementation which enables in state-of-the-art conversion
efficiency over a large range of sampling frequencies. In
comparison with conventional over-sampling ADCs simulation
results suggest this NS-SAR is able to achieve 102 dB SNDR
with substantially lower noise-shaping requirements with
comparable or reduced circuit complexity while achieving
better power efficiency. We also demonstrated a high-level
parameter selection methodology that is used to optimise the
FoMS and identify the factors limiting ADC precision.
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